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Abstract— This paper proposes an improved partially 
interleaved structure for high-voltage (Several kV) high-
frequency (Several hundred kHz) multiple output applications. 
Six structures are compared with the leakage inductance, AC 
capacitance and the rate of AC/DC resistance taken into 
consideration. The proposed structure features lower leakage 
inductance, smaller AC capacitance and lower rate of AC-DC 
resistance, which is suitable for high-frequency high-efficiency 
applications. A planar transformer with the proposed structure 
was built and tested in an LCLC resonant converter, where the 
input voltage is 40V, output is 4800V, switching frequency 500 
kHz and the efficiency is 96.8%, which validates the analysis.  
Keywords—Planar transformer; Improved partially interleaved 
structure; high-voltage; high-frequency; multiple-output 
I.  INTRODUCTION 
The high-voltage power supplies with multiple outputs are 
widely used in Travelling-Wave Tube Amplifiers [1] (TWTAs), 
lasers [2], Magnetic Resonance Imaging (MRI) [3], where several 
high-voltage outputs are required by the system. Nowadays, the 
power supplies are moving toward high power density and high 
efficiency, especially with the occurrence of novel power 
switches, such as GaN and SiC devices [4, 5]. In order to achieve 
high efficiency, resonant topologies are applied to reduce the 
switching loss. The structure of a high-voltage planar 
transformer has a crucial role in the performance of a resonant 
converter since the parasitics are utilized to form a resonant 
tank [6]. 
Previous research on planar transformers involved the 
winding structures [7, 8], the analysis of parasitics [9] and the 
design of planar transformers [10]. However, most of the 
researches about planar transformers focused on low-voltage 
high-current applications, where the high-voltage insulation is 
not considered. The advantages of planar transformers are very 
attractive in high-voltage applications. 
In this paper, based on the six most promising structures, 
the winding configurations of high-voltage high-frequency 
planar transformers are investigated. The details of the six 
winding configurations are given in Section II. The 
calculations and comparison of the leakage inductance, the rate 
of AC/DC resistance and AC capacitance are made in Section 
III, IV, V, respectively. In Section VI, a planar transformer 
with the proposed winding configurations was built and tested 
in LCLC resonant converters. 
II. THE WINDING CONFIGURATIONS FOR HIGH-VOLTAGE 
PLANAR TRANSFORMERS 
In high-voltage multiple-output DC-DC converters, as 
illustrated by Fig. 1, there are always several secondary 
windings and each secondary winding is connected to a voltage 
doubler. Every output of a voltage doubler can be used as an 
output. As a result, there are several outputs. 
 
Fig. 1. High-voltage multiple-output transformer with voltage doublers 
The six winding configurations are shown in Fig. 2.In Fig. 2(a), 
Fig. 2(c) and Fig. 2(e), the non-interleaved structures are 
shown while in Fig. 2(b), Fig. 2(d) and Fig. 2(f), the partially 
interleaved structures are illustrated. The comparison between 
the partially interleaved and non-interleaved structures is made 
to investigate the effect of interleaving on the parasitics. 
In a planar transformer, each secondary winding needs at 
least two layers, with one layer used for the incoming line and 
the other layer for the outgoing line.  The most promising 
structures are taken into consideration: with single-layer 
structures shown in Fig. 2(a) and Fig. 2(b), two-layer structures 
shown in Fig. 2(c) and Fig. 2(d), non-overlapped structures 
shown in Fig. 2(e) and Fig. 2(f). In order to reduce the leakage 
inductance, each secondary winding configuration is 
considered as non-interleaved (Fig. 2(a), Fig. 2(c) and Fig. 
2(e)) and partially interleaved (Fig. 2(b), Fig. 2(d) and Fig. 
2(f)). In the partially interleaved structure, a thicker insulation 
is needed to ensure the effectiveness of the insulation. 
The advantages of the structures shown in Fig. 2 are given 
as follows. Each secondary winding is distributed in two 
layers. In the single-layer structure, all the turns in a secondary 
winding are in the same layer and therefore the intrawinding 
capacitance is low. In the two-layer structure, half of the turns 
in a secondary winding are in the upper layer while the other 
half are in the bottom layer. The space in two layers is fully 
utilized and minimum DC resistance can be achieved. 
Similarly, in the non-overlapped structure, half of the turns in a 
secondary winding are in the upper layer while the other half 
are in the bottom layer. However, the overlapped area of the 
secondary winding is minimized to reduce intrawinding 
capacitance. 
The following section will focus on the comparison of the 
six structures. In order to make a fair comparison, the 
parameters are given in Table 1 and the magnetic core is FEE 
38/16/25. The primary winding has two turns while each 
secondary winding has twenty turns. Each structure has six 
secondary windings. 
III. COMPARISION OF THE PARASITICS 
The main parasitic impedances (leakage inductance, 
AC/DC resistance and AC capacitance) of the six structures 
shown in Fig. 2 are compared in this section.  
A. Leakage inductance 
In high-voltage applications, the leakage inductance is 
always used as a component in the resonant tank and will affect 
the resonant condition. As a result, it is important to predict the 
leakage inductance. The leakage inductance is calculated by the 
magnetic energy stored in the window 
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where r  is the relative permeability of the insulation, H  is 
the magnetic field intensity, lkL  is the leakage inductance and 
pi is the current applied to the primary winding. 
As the second layers in the secondary windings of the 
single layer structure in Fig. 1(a) and Fig. 1(b) are used for 
   
a. W1 (Non-interleaved, single layer) c. W3 (Non-interleaved, Two-layer) e. W5 (Non-interleaved, Non-overlapped) 
    
b. W2 (Partially interleaved, single layer) d. W4  (Partially interleaved, two-layer) f. W6 (Partially interleaved, non-overlapped) 
 
Fig. 2. Overview of the winding configurations for high-voltage planar transformers 
TABLE I.  Parameters of high voltage planar transformers 
Parameters Description Value 
wp The width of the primary winding 7.27 mm 
dp The thickness of the primary winding 0.2 mm 
ds The thickness of the secondary winding 0.07 mm 
dni The thickness of the normal insulation 0.3 mm 
dti The thickness of the thicker insulation 1.6 mm 
dcw The safe distance between the windings and the core 1.7 mm 
The magnetic core used is FEE 38/16/25 and the material is N87. The widths of the secondary windings in Fig. 1 are 0.27mm, 0.27mm, 0.64mm, 0.64mm, 
0.36mm and 0.36mm, respectively. 
outgoing lines, they do not make contributions to MMF. The 
magnetic field intensity is calculated by the magneto motive 
force (MMF). According to [11], the leakage inductance will 
decrease with the increase of the frequency, but the relative 
error is acceptable up to several hundred kHz. 
The general equations of the leakage inductances of the 
winding structures are given in TABLE II. With the 
parameters in TABLE I, the leakage inductances of the 
winding configurations in Fig. 2 are calculated, which are 
given in TABLE III. 
Simulations are carried out using Ansys Maxwell and the 
distributions of the magnetic field at 500 kHz are shown in 
Fig. 3. Based on the magnetic energy stored in the window, 
the leakage inductances over different frequencies are 
calculated and the results are shown in Fig. 4. 
It can be concluded that compared with non-interleaved 
structures (W1, W3 and W5), the leakage inductances of the 
partially interleaved structures (W2, W4 and W6) are greatly 
reduced. Among the partially interleaved structures, the 
leakage inductances of the single-layer structure are slightly 
lower than those of W4 and W6. It may be explained by the 
magnetic energy stored among secondary windings are 
reduced with the single layer structure. 
B. AC/DC resistance 
AC/DC resistance ratio is an important parameter as it 
determines the copper loss of the transformer. The AC/DC 
resistance ratios of different structures shown in Fig. 2 are 
calculated in Ansys Maxwell and are shown in Fig. 5. 
It can be seen from Figure 5 that compared with the non-
interleaved structure, the partially interleaved structures (W2, 
W4 and W6) have lower AC/DC resistance ratio, which means 
lower copper loss at high frequency. The reasons can be given 
as follows. In the partially interleaved structures, the magnetic 
intensity is reduced and as a result, the proximity effect is 
reduced. 
Among three partially interleaved structures (W2, W4 and 
W6), the single-layer structure (W2) has the lowest AC/DC 
resistance ratio. Compared with the other two structures (W4 
and W6), the magnetic field intensity in the secondary 
windings is lower, which results in lower proximity effect. 
TABLE III. Calculations results of leakage inductances 
Configurations Leakage inductance (nH) 
W1 125.02 
W2 54.54 
W3, W5 137.78 
W4, W6 60.37 
 
TABLE II. Equations for leakage inductances 
Configurations Leakage inductance 
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a. W1 (Non-interleaved, single layer) c. W3 (Non-interleaved, Two-layer) e. W5 (Non-interleaved, Non-overlapped) 
   
b. W2 (Partially interleaved, single layer) d. W4  (Partially interleaved, two-layer) f. W6 (Partially interleaved, non-overlapped) 
 
Fig. 3 Distributions of magnetic field @ 500kHz 
C. AC capacitance 
In high-voltage multiple-output DC-DC applications (Fig. 
2), as the outputs of the secondary windings are connected to  
voltage doublers, there are large components of DC voltage in 
the secondary windings. However, these DC components do 
not contribute to the resonance conditions because they act 
only at DC. As a result, the comparison of winding 
configurations is made in terms of AC capacitance referred to 
the primary side. 
Calculations of AC capacitances are based on the electric 
energy stored in the core window. With a primary excitation 
voltage, Vp = 1 V, the voltage on each turn in the secondary 
windings can be calculated in terms of the primary: secondary 
turns ratio. The electric energy stored between each pair of 
winding turns located on different layers can then be 
calculated as: 
21
2
ci i iE CV                                        (2) 
where iC  is the capacitance between the turns and Vi is the 
voltage difference between them. For overlapping turns, Ci 
can be calculated using the equation for a plane-parallel 
capacitor. As a result, the total electric energy is given as 
 tot ciE E                                          (3) 
and the AC equivalent capacitance referred to the primary 
side is found as: 
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The calculations of the AC capacitances are based on (4). 
In addition, simulations of the electric field are carried out in 
Ansys Maxwell and the resulting distributions of electric field 
intensity for the different winding configurations are shown in 
Fig. 6. For ease of comparison, all the color maps in Fig.6 are 
normalized to the same scale. Both calculation and simulation 
results are compared in Fig. 7. 
It may be seen from Fig. 7 that the AC capacitances of W3 
and W4 are the largest due to the largest overlapping area of 
secondary winding turns. Better performance is achieved with 
windings W5 and W6, which are also two-layer structures but 
with reduced overlapping areas which reduces the electric 
energy. 
It is seen that the AC capacitances of the partially 
interleaved structures (W2, W4 and W6) are only slightly larger 
than those of the corresponding non-interleaved structures 
(W1, W3 and W5). This is due to the large insulation thickness 
between the primary and secondary windings at the bottom of 
the core window. 
Compared with W3, W4, W5 and W6, the single-layer 
                 
Fig. 4 Leakage inductance simulation results Fig. 5 AC/DC resistance 
   
a. W1 (Non-interleaved, single layer) c. W3 (Non-interleaved, Two-layer) e. W5 (Non-interleaved, Non-overlapped) 
   
b. W2 (Partially interleaved, single layer) d. W4  (Partially interleaved, two-layer) f. W6 (Partially interleaved, non-overlapped) 
 
Fig. 6 Distributions of electric field intensity 
 
structures have the lowest AC capacitances. As mentioned, the 
AC capacitance of W2 is slightly higher than that of W1. 
However, it is an acceptable increase. 
Based on the above analysis, the partially interleaved, 
single-layer structure (W2) achieves the lowest leakage 
inductance and lowest AC/DC resistance at the cost of a slight 
increase in AC capacitance (over the lowest capacitance case), 
which is suitable for high-voltage high-frequency applications. 
IV. EXPERIMENTAL VALIDATION 
A planar transformer with the partially-interleaved single-
layer structure (W2) was built for a 40V input, 4800V output 
LCLC resonant converter similar to that shown in Fig. 10. The 
aim was to use the transformer parasitic impedances to 
provide Zero-Voltage-Switching (ZVS) and Zero-Current-
Switching (ZCS) conditions for all switching components on 
the primary side.  
A. Test of the planar transformer 
The shape of the core for the planar transformer is FEE 
38/16/25 and the material is TPB 22. The planar transformer 
(as shown in Fig. 8) has two primary windings and six 
secondary windings. Each primary winding has one turn. In 
order to achieve a partially interleaved structure, one primary 
winding is at the top of the PCB while the other is at the 
bottom. The six secondary windings are located between the 
two primary windings and each secondary winding has twenty 
turns with a single-layer structure. In order to satisfy the 
requirement of the high-voltage insulation, a thicker 
insulation(3 mm) is added between the secondary winding and 
the bottom primary winding. 
The planar transformer is tested with a HP 4940 
impedance analyzer. The leakage inductance (Lr) is 0.1 µH 
and the magnetizing inductance (Lm) is 3.4 µH. When all the 
secondary windings are open circuit, the resonance is between 
the magnetizing inductance and the parasitic capacitance (Cp). 
The measured waveform is illustrated in Fig. 9, from which 
the resonant frequency is found as: 
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Therefore, Cp is deduced as: 
13.2pC nF                                        (6) 
B. Test of the LCLC resonant converter  
The LCLC resonant converter (Fig. 10) with fixed-
frequency fixed-duty cycle is widely used in the second stage 
of a two-stage converter [12, 13]. There are four resonant 
elements in the resonant tank: series resonant inductance (Lr), 
series resonant capacitance (Cs), parallel resonant inductance 
(Lm) and parallel resonant capacitance (Cp). With the 
transformer leakage inductance as the series resonant 
inductance, the magnetizing inductance as the parallel 
resonant inductance and the parasitic capacitance as the 
parallel resonant capacitance, all the transformer parasitics are 
incorporated into the resonant tank and only an additional 
series capacitance is needed. 
The LCLC resonant converter with the planar transformer 
is illustrated in Fig. 11. The input voltage is 40V, the output of 
each secondary winding is connected to a voltage doubler. The 
output voltage of each voltage doubler is 800V. The outputs of 
the six voltage doublers are in series. As a result, each output 
of a voltage doubler can be used to supply a load with a 
maximum output voltage of 4800V. The parameters of the 
LCLC resonant converters are given in TABLE. IV. 
Measured waveforms of the LCLC resonant converter with 
the planar transformer are shown in Fig. 12. It can be seen that 
the converter switching frequency is 500 kHz. Fig. 12(a) 
shows the series resonant current ir(t), the voltage of the 
                        
                                  Fig. 7 AC capacitance     Fig. 8 Planar transformer for the LCLC resonant converter     Fig. 9 Measured result in the impedance analyzer 
                        
                                                             
 
Fig. 10 Planar transformer for LCLC resonant converter 
parasitic capacitor across S1 (Cds1) and the gate-driver signal of 
S1. 
It can be seen from Fig. 12(a) that when S1 is turned on, 
the voltage of Cds1 is zero and the resonant current is also zero, 
therefore, S1 operates with Zero-Voltage-Switching (ZVS) and 
Zero-Current-Switching (ZCS). Therefore the switching loss is 
minimized. 
Fig. 12(b) shows the voltage of the high voltage rectifier 
diode vd1(t) and the current of the diode id1(t). It can be seen 
that when D1 begins to conduct, both the current and the 
voltage of the diode are zero. Furthermore, when D1 is off, 
both the voltage and current of D1 are zero. As a result, D1 
operates with ZVS and ZCS. 
The analysis of other main switches (S2, S3 and S4) and 
other high voltage rectifier diodes are similar to S1 and D1. 
With all the main switches and high voltage rectifier diodes 
achieve ZCS and ZVS, the switching loss is reduced. 
When the input voltage is 40V, the input current is 7.35A, 
the output voltage is 4800V, the output current is 59.88mA, 
and the load is 80 kΩ, it is calculated that the efficiency is 
96.8%. 
V. CONCLUSIONS 
A partially-interleaved transformer with a single-layer 
winding structure was proposed for high-voltage high-
frequency multiple-output application. This structure is 
compared with other five typical structures. Simulations and 
calculations show that both the leakage inductance and the 
AC/DC resistance are lowest with the proposed design. In 
addition, this structure shares almost the same AC capacitance 
with the non-interleaved single-layer structure. 
A planar transformer with the partially-interleaved single-
layer structure was built and tested with the LCLC resonant 
topology. The switching frequency is 500 kHz while the 
efficiency was up to 96.8%, which validates that this structure 
is suitable for high-voltage high-frequency applications. 
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